For markets that require high-speed data generation and acquisition, and to make it easier to get a direct connection to the analogue-to-digital-converter (ADC)/digital-to-analogue-converter (DAC) and analogue front end (AFE), Texas Instruments offers the highly integrated KeyStone-based 66AK2L06 System-on-Chip (SoC) solution.
The 66AK2L06 SoC integrates the JESD204B interface standard, reducing the overall board footprint by up to 66%. This integration also allows designers in markets such as avionics, defence, medical, and test and measurement to develop products with increased performance and up to 50% lower power. TI cites DSP programmability and pre-validation of multiple high speed ADCs, DACs and AFEs. TI's system level solution is further enabled on the 66AK2L06 SoC by the Multicore Software Development Kit (MCSDK) and RF Software Development Kit (RFSDK).
Extending TI's highly integrated and scalable KeyStone multicore architecture, the 66AK2L06 SoC integration of a Digital Front End (DFE)/Digital Down Converter-Up Converter (DDUC) and a JESD204B interface delivers a reduction in system cost and power. The integration of TI's DSPs and ARM Cortex processors, claims twice the performance of current competing solutions with software programmability. Four TMS320C66x DSP cores, each rated at up to 1.2 GHz of signal processing, allow users flexibility in programming via floating point. In order to perform complex control code processing, dual ARM Cortex-A15 MPCore processors deliver up to 1.2 GHz of processing power and enable real-time direct access to I/Os with low latency.
A Fast Fourier Transform Coprocessor (FFTC) module is accessible across all the DSP cores to accelerate the FFT and IFFT computations that are required in applications such as radar systems. Additionally, the network coprocessor (NETCP), a hardware accelerator that processes data packets with a main focus on processing Ethernet packets, has four gigabit Ethernet (GbE) modules to send and receive packets from an IEEE 802.3 compliant network, as well as a packet accelerator (PA) to perform packet classification operations such as header matching, and packet modification operations and a