In addition, the tool’s new physically aware context-generation capability is said to reduce iterations between unit- and chip-level synthesis by 2X or more, factoring up to a to 10X improvement in RTL design productivity.
The new tool is architected around three levels of parallelism together with adaptive scheduling so as to support the timing-driven distributed synthesis of complex designs across not only multiple cores but also across multiple machines, all transparently to the user.
What’s more, the complete timing and physical context for any subset of a design can be extracted and used to drive RTL unit-level synthesis with full consideration of chip-level timing and placement, significantly reducing iterations between chip-level and unit-level synthesis runs.
The Genus Synthesis Solution shares a unified global routing with Cadence’s Innovus Implementation System, enabling a tight correlation of both timing and wirelength to within 5 percent from synthesis to place and route.
For design optimization, it incorporates a new datapath optimization engine that concurrently considers many different datapath architectures across the whole design and then leverages an analytical solver to pick the architectures that achieve the globally optimal performance, power and area (PPA). This engine delivers up to 20 percent reduction in datapath area without any impact on performance, claims Cadence.
Visit Cadence at www.cadence.com