The text discusses the major factors to consider in designing a high speed digital system and how design concepts affect the functionality of the system as a whole. It aims to help you understand why signals act so differently on a high speed digital system, identify the various problems that may occur in the design, and research solutions to minimise their impact and address their root causes. The authors offer a strong foundation that will help you get high speed digital system designs right the first time.
Taking a systems design approach, High Speed Digital Design offers a progression from fundamental to advanced concepts, starting with transmission line theory, covering core concepts as well as recent developments. It then covers the challenges of signal and power integrity, offers guidelines for channel modelling, and optimising link circuits. Tying together concepts presented throughout the book, the authors present Intel processors and chipsets as real-world design examples.
The authors are all with Intel; Jeffrey Ou has been involved in several generations of Xeon products and curently develops the cutting-edge high speed serial I/O modules for server products. Steven Krooswyk is signal integrity lead for PCI Express in Intel’s Enterprise Platform Technology Division (EPTD). Hanqiao Zhang is an Analog Engineer at Intel who has developed methodologies for validating high-speed interfaces, such as PCI Express and Quick Path Interface (QPI). Hanqiao is now a signal integrity engineer with Intel Data Center Group.
Published by Morgan Kaufmann at $99 for the e-book version; a print version is also available, under ISBN codes; Print Book ISBN; 9780124186637, and eBook ISBN; 9780124186675.
Visit Elsevier Morgan Kaufmann